目 录

1. 1
2. 6
3. 12
4. 17
5. 22
6. 26
7. 32
8. 39
9.Solidworks 44

_____( )

					0611220012
	☑ ☐ ☐ ☐ ☐				
	☐ ☑				2
			32		
A					
B					

C

1.

D			
	2		1
	3		2 3
	13		4

E				

F	☑ ☐ ☑ ☐ ☐ ☐ ☐ ☐ ☐ _____

				3	
G **1**	1	1.1 1.2	1 2 4	2020	+

	2	1.2 1.3 -1	1 2			
		1.3 - 2 1.4 1.5	1 2			
	3	2.1 2.2	1 2			
		2.3	1 2			+
	4	2.4	1 2			
		2.5	1 2			
	5	3.1	1 2			
	6	3.3 3.4	1 2			
		3.5	2 3 4			
	7	3.6	2 3 4			
	8	3.7	2 4	1991 1993 2003 2020 6 23		+

	9	4.1 4.2	2 4			
		4.3 4.4	3			+
	10	4.5 4.6	1 2			
	11	4.7 MATLAB	1 2	5G 5G		+ +
H						
	50%				1 2 3 4	
	50%				1 2 3	
I	1. 2. 3.			2016 8 ,2017.06		
J	Multisim					

K	

(

)

			0611220013
	☑ □ □ □ □		
	□ ☑		2
		32	0
A			
B			
C	1 2 3 4 5. 6.		

D			
		Q1-1 Q1-2 Q1-3	
		K2-3	
		A3-1	
		A13-1	
E			
F	☑ ☐ ☑ ☐ ☑ ☐ ☐ ☐ ☐ _____		
G			
			3

1

1.

2.

3.

4.

	3		2 3 4			
	4	1. 2.	2 3 4			
	5		2 3 4			
	6		2 3 4			
	7		2 3 4			
	8		2 3 4			
	9					

2ØAê

	10					
	11		2 3 4 5 6	3		
	11					
H						
	50%				1 2 3 4 5 6	
	50%				2 3 4	

I . . : 2017 .

林智宏

_____( )

				0611220014
	☑ □ □ □ □			
	□ ☑			2
	0		32	0
A				
B				
C	1. 2. 3. 4. 5. 6.			
D				

			1 2
			3 4
			5
			6

E				

F	☐ ☐ ☐ ☐ ☐ ☐ _____

G					
	1		1 2 5 6		

			1 2 3 5			
	2		1 2 3 5			
	3		1 2 3 5			
	4		1 2 3 5			
	5		1 2 3 5			
	6		1 2 3 5			
	7		1 2 3 4 5			
	8		1 2 3 5			
	9		1 2 3 4 5			
	10		1 2 3 5			
	11		1 2 3 5			
H						
	30%				1 2 3 4 5 6	
	70%				1 2 3 4 5	

I	2017 8 . [1] David K.Cheng 2013 [2] 2010 [3] 2009 [4] 2006 [5] 2013
J	
K	
1. F J 2. (1) (2) (3) (4)	
	  2024 2 1

	同意 2024 2 28
	    2024 3 5

_____( )

				0611220015
	☑ □ □ □ □			
	□ ☑			2
			32	0
A	C FPGA			
B	EDA (HDL) HDL ASIC FPGA SoC FPGA_Verilog HDL Verilog _HDL FPGA Verilog_HDL Verilog_HDL			

<table>
<tr><td>C</td><td colspan="3">1. FPGA_Verilog HDL
2. FPGA_Verilog HDL
3. FPGA_Verilog HDL
4. FPGA_Verilog HDL
5.</td></tr>
<tr><td rowspan="6">D</td><td></td><td></td><td></td></tr>
<tr><td></td><td></td><td>1 2 4</td></tr>
<tr><td></td><td></td><td>3 4</td></tr>
<tr><td></td><td></td><td>3 4</td></tr>
<tr><td></td><td></td><td>1 5</td></tr>
<tr><td></td><td></td><td>5</td></tr>
</table>

	1	EDA	2	0	2
	2	FPGA/CPLD	4	0	4
	3	Quartus	4	0	4
E	4	Verilog	6	0	6
	5	Verilog	4	0	4
	6	Verilog	4	0	4
	7	Verilog	4	0	4
	8	Verilog	4	0	4

F	□ □ □ □ □ □ _____

	1	EDA	1 2			
G	2	FPGA/CPLD PLD	1 2			
	3	Quartus Verilog	1 3			

	4	Verilog	2 3			
	5	Verilog	2 5			
	6	Verilog _	2 4			
	7	Verilog _	2 4			
	8	Verilog _	2 4			
	9	Verilog _	2 4			
	10	Verilog _	3 5			
	11	Verilog _	1 5			
H						
	30%			1 2 4 5 6 7 8		
	70%			1 2 4 5 6		
I	Verilog HDL ISBN 9787121384998 [1] EDA VHDL [2] EDA [3] EDA					

J	
K	
	2024 2 13
	同意 2024 2 28
	同意 2024 3 5

_____(　　)

				0611220017
	☑　　□ □　　□　　□			
	□　☑			2
			32	24
A				
B	Creo 8.0 Creo　　CAD/CAE/CAM			
C	1. 2. 3. 4. 5. 6.			

D			
	1.		1 2
	2.	2-1 2-2	5 6
	3.	3-1 3-2 3-3	3 4
E			
	Creo 8.0		
	2.1		
	2.2		
	2.3		

F	☑ ☐ ☑ ☑ ☐ ☐ ☑ ☐ ☐ _____

				3		
	1	1 Creo 8.0 2 2.1	1 5 6			
	2.3	2.2	1 2 5 6			
	4		2 4 5 6			

G 2.3 5.6

<table>
<tr><td rowspan="3">H</td><td></td><td></td><td></td></tr>
<tr><td>50%</td><td></td><td>3 4 5 6</td></tr>
<tr><td>50%</td><td></td><td>1 2 3 4</td></tr>
<tr><td>I</td><td colspan="3"></td></tr>
<tr><td>J</td><td colspan="3"></td></tr>
<tr><td>K</td><td colspan="3"></td></tr>
<tr><td colspan="4">1. F J

2.
(1)
(2)
(3)
(4)</td></tr>
<tr><td rowspan="3"></td><td colspan="3"> 
2024 2 1</td></tr>
<tr><td colspan="3">  
2024 2 28</td></tr>
<tr><td colspan="3"> 
2024 3 5</td></tr>
</table>

_____ ( )

				0611220020
	☑ □ □ □ □			
	□ ☑			2
	3		33	0
A				
B				
C	1. 2. 3.			
D				

E					
			3	0	
				0	
				0	
				0	
				0	
				0	
				0	
				0	
				0	
				0	
				0	
			33		33

F	☑ ☐ ☐ ☐ ☑ ☐ ☐ ☐ ☐ _____					
G					3	
	1			1:		
				2		
	2		2 3	3		

				′		
	3					
	4					
	5					
	6					
	7			5		

	8					
	9			6		
	10					
	11					
H						
	40%					
	60%				1 2 3	
I						
J						
K						

1. F J 2. (1) (2) (3) (4)	
	夏泽斌 邓志勇 2024 2 1
	同意 陈刚 艾子进 2024 2 28
	同意 2024 3 5

_____( )

				0611220026
	□ □ □ □			
	□			1
	1		16	0
A				
B				

<table>
<tr><td>C</td><td colspan="3">1
2.
3
4
5.
6.</td></tr>
<tr><td rowspan="4">D</td><td></td><td></td><td></td></tr>
<tr><td></td><td></td><td></td></tr>
<tr><td></td><td></td><td></td></tr>
<tr><td>C</td><td></td><td>4</td></tr>
</table>

	D	D1 D2	5 6

E				
		2	0	2
		2	0	2
		2	0	2
		2	0	2
		2	0	2
		2	0	2
		2	0	2
	1	2	0	2
		16	0	16

F

☐ ☐ ☐ ☐
☐ ☐ ☐ ☐
☐ _____

				3	

G

		1.1 1.2 1.3 1.4 1.5				
	3		**1 2**			
	4		**1 2**			
	5		**1 2**			

	6		1 2			
	7		1 2			
	8					

I	3 1. 3 2016 2. 2007
J	
K	
1. F J 2. (1) (2) (3) (4)	

	林智宏 [illegible] [illegible] 2024 2 9
	 [illegible] 王春荣 2024 2 28
	同意 [illegible] 2024 3 5

_____ (

)

			0611220028
	☑ □ □ □ □		
	□ ☑		2
		32	0
A			
B			
C	1 2 3 4 5. 6.		

D			
E			
F	☑ ☐ ☐ ☑ ☑ ☑ ☐ ☐ ☐ _____		
G			
	1		1 2 3 4 5 6

	2		1 2 3 4 5 6			
	3		1 2 3 4 5 6			
	4		1 2 3 4 5 6			
	5		1 2 3 4 5 6			
	6		1 2 3 4 5 6			
	7	**几何重构设计**	1 2 3 4 5 6			
	8	**几何重构设计**	1 2 3 4 5 6			
	9		1 2 3 4 5 6			



1

2 3 4

5 6

10

1. F J

2.

(1)

(2)

(3)

(4)



2024 2 25

2024 2 28

2024 3 5

Solidworks

	Solidworks				0611220029
	☑ □ □ □ □				
	□ ☑				1
			16		0
A					
B					
C	1. Solidworks Solidworks 2. Solidworks 3. 4. 5. 6.				
D					
	1.				5 6

	2.		1 2 3 4
	3.		1 2 3 4 5 6
	5.		1 2 3 4
	6.		1 2 3 4
	8.		4 5
	10.		1 2 3 4 6
	13.		1 2 3 4 5 6

E				
		2		
		2		
		2		
		2		
		2		
		2		
		2		
		2		
		16		

F	☑ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☑ _____

			5 6			
			1 2 3 4			
			1 2 3 4 5 6			
G			1 2 3 4			
			1 2 3 4			
			4 5			

			1 2 3 4 6			
			1 2 3 4 5 6			
H						
	10%		10 0 0.5 0.1-0.2			6
	40%		4-8 10			1 2 3 4
	50%		50			1 2 3 4
I	[1]					
J						
K						

1. F J

2.

(1)

(2)